TMS320LC56

DIGITAL SIGNAL PROCESSORS

TMS320LC56

DIGITAL SIGNAL PROCESSORS

TMS320LC56

DIGITAL SIGNAL PROCESSORS

TMS320LC56

DIGITAL SIGNAL PROCESSORS

TMS320LC56PZA80

DIGITAL SIGNAL PROCESSORS;

description\nThe TMS320C5x generation of the Texas Instruments (TI?) TMS320 digital signal processors (DSPs) is fabricated with static CMOS integrated circuit technology; the architectural design is based upon that of an earlier TI DSP, the TMS320C25. The combination of advanced Harvard architecture, on-chip peripherals, on-chip memory, and a highly specialized instruction set is the basis of the operational flexibility and speed of the ’C5x? devices. They execute up to 50 million instructions per second (MIPS).\nThe ’C5x devices offer these advantages:● Enhanced TMS320 architectural design for increased performance and versatility\n● Modular architectural design for fast development of spin-off devices\n● Advanced integrated-circuit processing technology for increased performance\n● Upward-compatible source code (source code for ’C1x and ’C2x DSPs is upward compatible with ’C5x DSPs.)\n● Enhanced TMS320 instruction set for faster algorithms and for optimized high-level language operation\n● New static-design techniques for minimizing power consumption and maximizing radiation toleranceTable 1 provides a comparison of the devices in the ’C5x generation. It shows the capacity of on-chip RAM and ROM memories, number of serial and parallel I/O ports, execution time of one machine cycle, and type of package with total pin count.● Powerful 16-Bit TMS320C5x CPU\n● 20-, 25-, 35-, and 50-ns Single-Cycle\n?? Instruction Execution Time for 5-V Operation\n● 25-, 40-, and 50-ns Single-Cycle Instruction Execution Time for 3-V Operation\n● Single-Cycle 16 × 16-Bit Multiply/Add\n● 224K × 16-Bit Maximum Addressable\n?? External Memory Space (64K Program, 64K Data, 64K I/O, and 32K Global)\n● 2K, 4K, 8K, 16K, 32K × 16-Bit Single-Access On-Chip Program ROM\n● 1K, 3K, 6K, 9K × 16-Bit Single-Access On-Chip Program/Data RAM (SARAM)\n● 1K Dual-Access On-Chip Program/Data RAM (DARAM)\n● Full-Duplex Synchronous Serial Port for Coder/Decoder Interface\n● Time-Division-Multiplexed (TDM) Serial Port\n● Hardware or Software Wait-State Generation Capability\n● On-Chip Timer for Control Operations\n● Repeat Instructions for Efficient Use of Program Space\n● Buffered Serial Port\n● Host Port Interface\n● Multiple Phase-Locked Loop (PLL)\n?? Clocking Options (×1, ×2, ×3, ×4, ×5, ×9 Depending on Device)\n● Block Moves for Data/Program Management\n● On-Chip Scan-Based Emulation Logic\n● Boundary Scan\n● Five Packaging Options\n?? – 100-Pin Quad Flat Package (PJ Suffix)\n?? – 100-Pin Thin Quad Flat Package\n????? (PZ Suffix)\n?? – 128-Pin Thin Quad Flat Package\n????? (PBK Suffix)\n?? – 132-Pin Quad Flat Package (PQ Suffix)\n?? – 144-Pin Thin Quad Flat Package\n????? (PGE Suffix)\n● Low Power Dissipation and Power-Down Modes:\n?? – 47 mA (2.35 mA/MIP) at 5 V, 40-MHz Clock (Average)\n?? – 23 mA (1.15 mA/MIP) at 3 V, 40-MHz Clock (Average)\n?? – 10 mA at 5 V, 40-MHz Clock (IDLE1 Mode)\n?? – 3 mA at 5 V, 40-MHz Clock (IDLE2 Mode)\n?? – 5 μA at 5 V, Clocks Off (IDLE2 Mode)\n● High-Performance Static CMOS Technology\n● IEEE Standard 1149.1? Test-Access Port (JTAG)