首頁>SN74LS374MEL>規(guī)格書詳情

SN74LS374MEL中文資料安森美半導體數(shù)據(jù)手冊PDF規(guī)格書

SN74LS374MEL
廠商型號

SN74LS374MEL

功能描述

Octal Transparent Latch with 3-State Outputs Octal D-Type Flip-Flop with 3-State Output

文件大小

98.85 Kbytes

頁面數(shù)量

8

生產廠商 ON Semiconductor
企業(yè)簡稱

ONSEMI安森美半導體

中文名稱

安森美半導體公司官網

原廠標識
數(shù)據(jù)手冊

下載地址一下載地址二到原廠下載

更新時間

2025-7-30 13:01:00

人工找貨

SN74LS374MEL價格和庫存,歡迎聯(lián)系客服免費人工找貨

SN74LS374MEL規(guī)格書詳情

Octal Transparent Latch with 3-State Outputs; Octal D-Type Flip-Flop with 3-State Output

The SN74LS373 consists of eight latches with 3-state outputs for bus organized system applications. The flip-flops appear transparent to the data (data changes asynchronously) when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup times is latched. Data appears on the bus when the Output Enable (OE) is LOW. When OEis HIGH the bus output is in the high impedance state.

The SN74LS374 is a high-speed, low-power Octal D-type Flip-Flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus oriented applications. A buffered Clock (CP) and Output Enable (OE) is common to all flip-flops. The SN74LS374 is manufactured using advanced Low Power Schottky technology and is compatible with all ON Semiconductor TTL families.

?Eight Latches in a Single Package

?3-State Outputs for Bus Interfacing

?Hysteresis on Latch Enable

?Edge-Triggered D-Type Inputs

?Buffered Positive Edge-Triggered Clock

?Hysteresis on Clock Input to Improve Noise Margin

?Input Clamp Diodes Limit High Speed Termination Effects

供應商 型號 品牌 批號 封裝 庫存 備注 價格
TI
DIP
6688
15
現(xiàn)貨庫存
詢價
TI
22+
DIP20
24185
原裝正品現(xiàn)貨
詢價
ON
24+
SOP
2568
原裝優(yōu)勢!絕對公司現(xiàn)貨
詢價
17+
6200
100%原裝正品現(xiàn)貨
詢價
TI
23+
NA
32587
專業(yè)電子元器件供應鏈正邁科技特價代理特價,原裝元器件供應,支持開發(fā)樣品
詢價
TI
23+
DIP-20
30000
代理全新原裝現(xiàn)貨,價格優(yōu)勢
詢價
TI
三年內
1983
只做原裝正品
詢價
TI
24+
DIP20
6800
絕對原裝!真實庫存!
詢價
24+
N/A
73000
一級代理-主營優(yōu)勢-實惠價格-不悔選擇
詢價
TI
93+
DIP20
2760
全新原裝進口自己庫存優(yōu)勢
詢價