SN74HC165-EP

8-BIT PARALLEL-LOAD SHIFT REGISTER

QualifiedforAutomotiveApplications ESDProtectionExceeds1500VPer MIL-STD-883,Method3015;Exceeds200V UsingMachineModel(C=200pF,R=0) WideOperatingVoltageRangeof2Vto6V OutputsCanDriveUpTo10LSTTLLoads LowPowerConsumption,80-μAMaxICC Typicaltpd=13ns

SN74HC165-EP

增強(qiáng)型產(chǎn)品 8 位并行負(fù)載移位寄存器; ? Controlled Baseline \n - One Assembly/Test Site, One Fabrication Site\n? Extended Temperature Performance of Up To ?55°C to 125°C\n? Enhanced Diminishing Manufacturing Sources (DMS) Support\n? Enhanced Product-Change Notification\n? Qualification Pedigree\n? 2-V to 6-V VCC Operation\n? Outputs Can Drive Up To 10 LSTTL Loads\n? Low Power Consumption, 80-μA Max ICC\n? Typical tpd = 13 ns\n? ±4-mA Output Drive at 5 V\n? Low Input Current of 1 μA Max\n? Complementary Outputs\n? Direct Overriding Load (Data) Inputs\n? Gated Clock Inputs\n? Parallel-to-Serial Data Conversion\n Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.;

The SN74HC165 is an 8-bit parallel-load shift register that, when clocked, shifts the data toward a serial (QH) output. Parallel-in access to each stage is provided by eight individual direct data (A-H) inputs that are enabled by a low level at the shift/load (SH/LD) input. The SN74HC165 device also features a clock-inhibit (CLK INH) function and a complementary serial (QH) output.\n Clocking is accomplished by a low-to-high transition of the clock (CLK) input while SH/LD\\ is held high and CLK INH is held low. The functions of CLK and CLK INH are interchangeable. Since a low CLK and a low-to-high transition of CLK INH also accomplish clocking, CLK INH should be changed to the high level only while CLK is high. Parallel loading is inhibited when SH/LD\\ is held high. While SH/LD\\ is low, the parallel inputs to the register are enabled independently of the levels of the CLK, CLK INH, or serial (SER) inputs.\n \n

SN74HC165-EP

8-BIT PARALLEL-LOAD SHIFT REGISTER

SN74HC165-EP

8-BIT PARALLEL-LOAD SHIFT REGISTER

SN74HC166DR

TI
SOP14