首頁>PLL102-10SC-R>規(guī)格書詳情
PLL102-10SC-R中文資料PLL數(shù)據(jù)手冊PDF規(guī)格書
PLL102-10SC-R規(guī)格書詳情
DESCRIPTION
The PLL102-10 is a high performance, low skew, low jitter zero delay buffer designed to distribute high speed clocks and is available in 8-pin SOIC or MSOP package. It has two outputs that are synchronized with the input. The synchronization is established via CLKOUT feed back to the input of the PLL. Since the skew between the input and output is less than ±350 ps, the device acts as a zero delay buffer.
FEATURES
? Frequency range 50 ~ 120MHz.
? Internal phase locked loop will allow spread spectrum modulation on reference clock to pass to outputs.
? Zero input - output delay.
? Less than 700 ps device - device skew.
? Less than 250 ps skew between outputs.
? Less than 100 ps cycle - cycle jitter.
? 2.5V or 3.3V power supply operation.
? Available in 8-Pin SOIC or MSOP package.
產(chǎn)品屬性
- 型號:
PLL102-10SC-R
- 制造商:
PLL
- 制造商全稱:
PLL
- 功能描述:
Low Skew Output Buffer
供應(yīng)商 | 型號 | 品牌 | 批號 | 封裝 | 庫存 | 備注 | 價格 |
---|---|---|---|---|---|---|---|
16+ |
FBGA |
4000 |
進口原裝現(xiàn)貨/價格優(yōu)勢! |
詢價 | |||
PHASELI |
2020+ |
SSOP48 |
30 |
百分百原裝正品 真實公司現(xiàn)貨庫存 本公司只做原裝 可 |
詢價 | ||
PHASELINK |
23+ |
SSOP |
89630 |
當天發(fā)貨全新原裝現(xiàn)貨 |
詢價 | ||
PHASELIN |
2023+ |
SSOP48 |
8800 |
正品渠道現(xiàn)貨 終端可提供BOM表配單。 |
詢價 | ||
PHASELIN |
24+ |
NA/ |
30 |
優(yōu)勢代理渠道,原裝正品,可全系列訂貨開增值稅票 |
詢價 | ||
PHASELI |
24+ |
SSOP48 |
8000 |
只做自己庫存 全新原裝進口正品假一賠百 可開13%增 |
詢價 | ||
PHASELIN |
20+ |
TSSOP8 |
2960 |
誠信交易大量庫存現(xiàn)貨 |
詢價 | ||
ZCOMM |
24+ |
SMD |
1680 |
ZCOMM專營品牌進口原裝現(xiàn)貨假一賠十 |
詢價 | ||
23+ |
BGAQFP |
8659 |
原裝公司現(xiàn)貨!原裝正品價格優(yōu)勢. |
詢價 | |||
24+ |
SSOP |
2700 |
全新原裝自家現(xiàn)貨優(yōu)勢! |
詢價 |