首頁(yè)>GAL20V8B-25QPI>規(guī)格書(shū)詳情

GAL20V8B-25QPI集成電路(IC)的CPLD(復(fù)雜可編程邏輯器件)規(guī)格書(shū)PDF中文資料

GAL20V8B-25QPI
廠商型號(hào)

GAL20V8B-25QPI

參數(shù)屬性

GAL20V8B-25QPI 封裝/外殼為24-DIP(0.300",7.62mm);包裝為管件;類(lèi)別為集成電路(IC)的CPLD(復(fù)雜可編程邏輯器件);產(chǎn)品描述:IC CPLD 8MC 25NS 24DIP

功能描述

High Performance E2CMOS PLD Generic Array Logic

封裝外殼

24-DIP(0.300",7.62mm)

文件大小

308.03 Kbytes

頁(yè)面數(shù)量

23 頁(yè)

生產(chǎn)廠商 Lattice Semiconductor
企業(yè)簡(jiǎn)稱(chēng)

LATTICE萊迪思

中文名稱(chēng)

萊迪思半導(dǎo)體公司官網(wǎng)

原廠標(biāo)識(shí)
數(shù)據(jù)手冊(cè)

下載地址一下載地址二到原廠下載

更新時(shí)間

2025-6-11 20:00:00

人工找貨

GAL20V8B-25QPI價(jià)格和庫(kù)存,歡迎聯(lián)系客服免費(fèi)人工找貨

GAL20V8B-25QPI規(guī)格書(shū)詳情

Description

The GAL20V8C, at 5ns maximum propagation delay time, combines a high performance CMOS process with Electrically Erasable (E2) floating gate technology to provide the highest speed performance available in the PLD market. High speed erase times (<100ms) allow the devices to be reprogrammed quickly and efficiently.

The generic architecture provides maximum design flexibility by allowing the Output Logic Macrocell (OLMC) to be configured by the user. An important subset of the many architecture configurations possible with the GAL20V8 are the PAL architectures listed in the table of the macrocell description section. GAL20V8 devices are capable of emulating any of these PAL architectures with full function/fuse map/parametric compatibility.

Features

? HIGH PERFORMANCE E2CMOS? TECHNOLOGY

— 5 ns Maximum Propagation Delay

— Fmax = 166 MHz

— 4 ns Maximum from Clock Input to Data Output

— UltraMOS? Advanced CMOS Technology

? 50 to 75 REDUCTION IN POWER FROM BIPOLAR

— 75mA Typ Icc on Low Power Device

— 45mA Typ Icc on Quarter Power Device

? ACTIVE PULL-UPS ON ALL PINS

? E2 CELL TECHNOLOGY

— Reconfigurable Logic

— Reprogrammable Cells

— 100 Tested/100 Yields

— High Speed Electrical Erasure (<100ms)

— 20 Year Data Retention

? EIGHT OUTPUT LOGIC MACROCELLS

— Maximum Flexibility for Complex Logic Designs

— Programmable Output Polarity

— Also Emulates 24-pin PAL? Devices with Full Function/Fuse Map/Parametric Compatibility

? PRELOAD AND POWER-ON RESET OF ALL REGISTERS

— 100 Functional Testability

? APPLICATIONS INCLUDE:

— DMA Control

— State Machine Control

— High Speed Graphics Processing

— Standard Logic Speed Upgrade

產(chǎn)品屬性

  • 產(chǎn)品編號(hào):

    GAL20V8B-25QPI

  • 制造商:

    Lattice Semiconductor Corporation

  • 類(lèi)別:

    集成電路(IC) > CPLD(復(fù)雜可編程邏輯器件)

  • 系列:

    GAL?20V8

  • 包裝:

    管件

  • 可編程類(lèi)型:

    EE PLD

  • 供電電壓 - 內(nèi)部:

    4.5V ~ 5.5V

  • 工作溫度:

    -40°C ~ 85°C(TA)

  • 安裝類(lèi)型:

    通孔

  • 封裝/外殼:

    24-DIP(0.300",7.62mm)

  • 供應(yīng)商器件封裝:

    24-PDIP

  • 描述:

    IC CPLD 8MC 25NS 24DIP

供應(yīng)商 型號(hào) 品牌 批號(hào) 封裝 庫(kù)存 備注 價(jià)格
LATTE/萊迪斯
24+
NA/
200
優(yōu)勢(shì)代理渠道,原裝正品,可全系列訂貨開(kāi)增值稅票
詢價(jià)
LATTICE
25+
DIP
200
原裝正品,假一罰十!
詢價(jià)
xilinx
22+
DIP
6800
詢價(jià)
Lattice Semiconductor Corporat
23+
24-DIP
11200
主營(yíng):汽車(chē)電子,停產(chǎn)物料,軍工IC
詢價(jià)
LATTICE
24+
NA
3000
只做原裝正品現(xiàn)貨 歡迎來(lái)電查詢15919825718
詢價(jià)
Lattice
21+
DIP
2303
原裝現(xiàn)貨假一賠十
詢價(jià)
LATTICESEMI
23+
PDIP
11888
專(zhuān)做原裝正品,假一罰百!
詢價(jià)
LATTICE
24+
24-PDIP
13500
免費(fèi)送樣原盒原包現(xiàn)貨一手渠道聯(lián)系
詢價(jià)
Lattice
25+23+
DIP
18197
絕對(duì)原裝正品全新進(jìn)口深圳現(xiàn)貨
詢價(jià)
Lattice
2015+
SOP/DIP
19889
一級(jí)代理原裝現(xiàn)貨,特價(jià)熱賣(mài)!
詢價(jià)