ADF4377BCCZ集成電路（IC）的時鐘發(fā)生器PLL頻率合成器規(guī)格書PDF中文資料

ADF4377BCCZ屬于集成電路（IC）的時鐘發(fā)生器PLL頻率合成器。由亞德諾半導(dǎo)體技術(shù)有限公司制造生產(chǎn)的ADF4377BCCZ時鐘發(fā)生器，PLL，頻率合成器時鐘發(fā)生器、PLL 和頻率合成器集成電路 (IC) 可為邏輯器件提供參考信號的穩(wěn)定定時脈沖，這些器件包括計算機(jī)、微控制器、數(shù)據(jù)通信系統(tǒng)和圖形/視頻發(fā)生器。這些集成電路可能包括緩沖器、驅(qū)動器、分頻器、倍頻器、多路復(fù)用器、合成器、扇出分配器和預(yù)分頻器。

GENERAL DESCRIPTION

The ADF4377 is a high performance, ultralow jitter, dual output

integer-N phased locked loop (PLL) with an integrated voltage controlled

oscillator (VCO) ideally suited for data converter and mixed

signal front end (MxFE) clock applications. The high performance

PLL has a figure of merit of ?239 dBc/Hz, ultralow 1/f noise, and

a high phase frequency detector (PFD) frequency that can achieve

ultralow in-band noise and integrated jitter. The fundamental VCO

and output divider of the ADF4377 generate frequencies from 800

MHz to 12.8 GHz. The ADF4377 integrates all necessary power

supply bypass capacitors, saving board space on compact boards.

For multiple data converter and MxFE clock applications, the

ADF4377 simplifies clock alignment and calibration routines required

with other clock solutions by implementing the automatic

reference to output synchronization feature, the matched reference

to output delays across process, voltage, and temperature feature,

and the less than ±0.1 ps, jitter free reference to output delay

adjustment capability feature.

These features allow for predictable and precise multichip clock and

system reference (SYSREF) alignment. JESD204B and JESD204C

Subclass 1 solutions are supported by pairing the ADF4377 with

an integrated circuit (IC) that distributes pairs of reference and

SYSREF signals.

FEATURES

? Output frequency range: 800 MHz to 12.8 GHz

? Jitter = 18 fsRMS (integration bandwidth: 100 Hz to 100 MHz)

? Jitter = 27 fsRMS (ADC SNR method)

? Wideband noise floor: ?160 dBc/Hz at 12 GHz

? PLL specifications

? ?239 dBc/Hz: normalized in-band phase noise floor

? ?147 dBc/Hz: normalized in-band 1/f noise

? Phase detector frequency up to 500 MHz

? Reference input frequency up to 1000 MHz

? Typical spurious fPFD: ?95 dBc at fOUT = 12 GHz

? Reference input to output delay specifications

? Device-to-device standard deviation: 3 ps

? Temperature coefficient: 0.03 ps/°C

? Adjustment step size: < ±0.1 ps

? Multichip output phase alignment

? 3.3 V and 5 V power supplies

? 7 mm × 7 mm 48-lead LGA

APPLICATIONS

? High performance data converter and MxFE clocking

? Wireless infrastructure (MC-GSM, 5G)

? Test and measurement